MAA Posted May 3, 2020 Share Posted May 3, 2020 Hello, Please add info about bus width and clock for each cache L1/L2/L3/L4, and info about type (exclusive, inclusive). Quote Link to comment Share on other sites More sharing options...
Join the conversation
You can post now and register later. If you have an account, sign in now to post with your account.